

<b>Notice of References Cited</b>	Application/Control No. 09/510,203	Applicant(s)/Patent Under Reexamination FIELDS ET AL.	
	Examiner Ayal I Sharon	Art Unit 2123	Page 1 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,292,765	09-2001	Ho et al.	703/14
	B	US-6,678,645	01-2004	Rajsuman et al.	703/20
	C	US-6,321,363	11-2001	Huang et al.	716/4
	D	US-6,269,467	07-2001	Chang et al.	716/1
	E	US-5,933,356	08-1999	Rostoker et al.	703/15
	F	US-5,572,437	11-1996	Rostoker et al.	716/18
	G	US-5,557,531	09-1996	Rostoker et al.	716/1
	H	US-5,870,308	02-1999	Dangelo et al.	716/18
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Bhasker, J. "Verilog HDL Synthesis: A Practical Primer". Chapter 5, Verification. (c) 1998. pp.173-190.
	V	American Heritage Dictionary of the English Language, 4th Ed. (c) 2000. Entries for "database", "link". <a href="http://www.dictionary.com">http://www.dictionary.com</a> . Printed 7/23/04.
	W	Obuchowicz, T. "Digital Logic Synthesis Using Synopsys and Xilinx - A Tutorial". July 1998, Revised Sept. 7, 2001. Dept. of ECE, Concordia University.
	X	Xilinx. XAPP 108. "Chip-Level HDL Simulation Using the Xilinx Alliance Series". May 21, 1998. (Version 1.0).

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 09/510,203	Applicant(s)/Patent Under Reexamination FIELDS ET AL.	
	Examiner Ayal I Sharon	Art Unit 2123	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Elayda, B. and Ramine Roane. Xilinx Synopsys. XAPP 107. "Synopsys / Xilinx High Density Design Methodology Using FPGA Compiler(tm)." Aug. 6, 1998. (Version 1.0)
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.